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Abstract: Heterogeneous clusters are a widely utilized class of supercomputers assembled from
different types of computing devices, for instance CPUs and GPUs, providing a huge computational
potential. Programming them in a scalable way exploiting the maximal performance introduces
numerous challenges such as optimizations for different computing devices, dealing with multiple
levels of parallelism, the application of different programming models, work distribution, and hiding
of communication with computation. We utilize the lattice Boltzmann method for fluid flow as
a representative of a scientific computing application and develop a holistic implementation for
large-scale CPU/GPU heterogeneous clusters. We review and combine a set of best practices and
techniques ranging from optimizations for the particular computing devices to the orchestration
of tens of thousands of CPU cores and thousands of GPUs. Eventually, we come up with
an implementation using all the available computational resources for the lattice Boltzmann
method operators. Our approach shows excellent scalability behavior making it future-proof for
heterogeneous clusters of the upcoming architectures on the exaFLOPS scale. Parallel efficiencies of
more than 90% are achieved leading to 2,604.72 GLUPS utilizing 24,576 CPU cores and 2,048 GPUs of
the CPU/GPU heterogeneous cluster Piz Daint and computing more than 6.8 · 109 lattice cells.
Keywords: GPU clusters; heterogeneous clusters; hybrid implementation; lattice Boltzmann method;
multilevel parallelism; petascale; resource assignment; scalability
1. Introduction
Computational fluid dynamics (CFD) allows for the virtual exploration and investigation of fluid
flow avoiding costly or impossible lab experiments. However, performing state-of-the-art numerical
fluid simulations requires high computational performance. This holds particularly for 3D simulations
due to steadily rising demands in spatial and hence, temporal resolution, larger and more complex
domains, and the tracking of fine-scale phenomena such as turbulence. Besides continuum models
such as the Euler and the Navier-Stokes equations, the lattice Boltzmann method (LBM) has evolved
as an alternative model to describe the nature of fluids at both the continuum and the mesoscale. Due
to its algorithmic simplicity and the spatial locality of its stencil-like advection and diffusion operators,
LBM can be parallelized in an efficient way. This makes the LBM especially suitable for large-scale
high performance computing (HPC) systems providing reasonable computational performance for
CFD.
Computation 2017, xx, x; doi:10.3390/—— www.mdpi.com/journal/computation
Computation 2017, xx, x 2 of 26
Today’s large-scale HPC systems are based on various architectures. One example of such
an architecture is given by heterogeneous clusters assembled from different types of computing
devices (CPU, GPU, field programmable gate array (FPGA), Intel Xeon Phi, accelerators such as
the PEZY accelerator1 or Google’s tensor processing unit (TPU), etc.), node sizes (thin nodes, fat
nodes), or network topologies (torus, fat tree, dragonfly, etc.). We focus on CPU/GPU heterogeneous
clusters, in the following just denoted as CPU/GPU clusters, where the clusters’ nodes are uniformly
equipped with at least one CPU and one GPU computing device. However, all discussed concepts are
generalizable to heterogeneous systems consisting of alternative computing devices, too. Large-scale
CPU/GPU clusters provide huge computational performance, but successfully exploiting this
computational potential introduces several challenges. Currently, there are two representatives
of such systems in the top five of the fastest supercomputers2 and more systems of that kind are
expected to evolve in the next years for energy and efficiency reasons. Multiple levels of hardware
parallelism are introduced by CPU/GPU clusters. On a lower level, that is at the level of the particular
computing devices, CPUs contain multiple cores, each usually augmented with a SIMD unit, and a
GPU is composed of multiprocessors each containing several processing elements. On a higher level,
multiple CPUs and GPUs, potentially located in different nodes of the cluster, have to be orchestrated
to cooperatively perform the computational tasks. Facing this complexity, programming all these
levels of parallelism in a scalable way is a non-trivial task. For the application of the LBM, it requires
tailored implementations of the LBM operators for CPUs and GPUs, a domain decomposition to evenly
distribute work among different computing devices, and a communication scheme to exchange data of
subdomain boundaries hiding communication times behind computation.
In the following, a comprehensive set of best practices and techniques targeting the challenges
when programming CPU/GPU clusters to achieve scalability of the LBM is presented, eventually
leading to a hybrid reference implementation. There are already numerous successful attempts to
implement the LBM on single multi- [1] and many-core processors [2–7], on small- [8] and large-scale
clusters [9,10], and on heterogeneous systems consisting of single [11,12] and multiple nodes [13–15].
Many existing attempts for large-scale heterogeneous systems assign communication tasks [14,15] or
minor workloads to the CPUs [13] underusing their computational performance. In contrast, we aim at
fully exploiting all available computing devices of a large-scale CPU/GPU cluster at all times. Hence,
an approach in which all different kinds of computing devices perform the same actions, namely
the operations of the LBM, is pursued. We show that CPUs can contribute a considerable amount of
performance in a heterogeneous scenario and that parallel efficiencies of more than 90% are achievable
by simultaneously running on 2,048 GPUs and 24,576 CPU cores on the heterogeneous supercomputer
Piz Daint, thus, with a number of resources on the petaFLOPS scale.
The holistic scalable implementation approach of the LBM for CPU/GPU heterogeneous clusters
was first proposed by Riesinger in [16]. This paper builds on Riesinger’s work providing a compact
representation and focusing on the essential topics. Initial work on the hybrid reference code was
done by Schreiber et al. [17] and we use these GPU kernels. Our work significantly extends this
implementation by porting and parallelizing them for the CPU, then, utilizing multiple CPUs and GPU
concurrently. For a performance efficient and scalable implementation, this requires simultaneous data
copies, non-blocking communication, and communication hiding.
The remainder of this paper is structured as follows: In Section 2, related work on LBM in the
context of HPC is discussed and put into context with our holistic CPU/GPU approach. A brief
introduction to the basic implementation concepts of the LBM is provided in Section 3. Section 4
lists the implementation techniques for the LBM leading to a scalable code to fully exploit CPU/GPU
heterogeneous clusters including optimization and parallelization of the CPU and GPU kernels,
1 https://www.pezy.co.jp/en/index.html
2 https://www.top500.org/list/2017/06/
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a domain decomposition and resource assignment, and an efficient communication scheme. The
performance of the particular LBM kernels, the advantage of a heterogeneous over a homogeneous
approach, and the scalability of our implementation are evaluated in Section 5, followed by Section 6
giving a brief conclusion and summary.
2. Related work
Besides multi-core CPUs [1], GPUs have been a target platform of the LBM for more than a
decade, dating back to the pre-CUDA era [18,19]. For single-GPU setups, Tölke et al. [2] provide a
first attempt using the D3Q13 discretization scheme. By applying the D3Q19 discretization scheme,
Bailey et al. [3] experimentally validate that a GPU implementation can deliver superior performance
to an optimized CPU implementation. Due to this fact, GPU-only frameworks coping with complex
applications from engineering and science have also evolved throughout the last years; one example is
given by ELBE [20].
The LBM is memory-bound, so many implementations aim for memory optimizations [7]. Obrecht
et al. [5] achieve up to 86% of the theoretical peak memory bandwidth of a GPU with a tailored memory
access pattern and Rinaldi et al. [6] can even excel this performance value by performing all LBM
operations in shared memory making kernel fusion indispensable.
Classical examples for hybrid programming incorporating more than one programming model
are given by Debudaj-Grabysz et al. [21] and Rabenseifner et al. [22]. They use OpenMP for the shared
memory and MPI for the distributed memory parallelization for arbitrary applications detached from
the LBM but limited to homogeneous CPU clusters. These hybrid programming techniques can also
be utilized for the LBM as shown by Linxweiler in [23]. A comparison of the efficiency of OpenMP in
combination with MPI with Unified Parallel C, a partitioned global address space (PGAS) language,
for the LBM is provided in [24].
Moving on to homogeneous GPU clusters, an implementation of the LBM is reported by Obrecht
et al. [8] for small-scale and by Wang et al. [9] for large-scale clusters. In the latter work, the authors
overlap communication with computations as we do in this work, too. Communication becomes more
complex if multi-layered boundaries are exchanged between multiple GPUs as occurring when using
larger stencils such as the D2Q37 discretization scheme. Nonetheless, Calore et al. [10] testify that such
tasks can be efficiently handled by homogeneous GPU clusters. Since we restrict considerations to the
D3Q19 discretization scheme, we do not have to deal with multi-layered boundary exchange.
Proceeding to heterogeneous systems, Ye et al. [12] present an approach to assign work to the
CPUs and to the GPU of one node using OpenMP and CUDA. Calore et al. [25] do not only deal with
CPU/GPU heterogeneous nodes but with CPU/Intel Xeon Phi heterogeneous installations. A more
flexible, patch-based idea is proposed by Feichtinger et al. [11] implicitly introducing an adjustable
load balancing mechanism. This mechanism requires management information besides the actual
simulation data making it more flexible but introducing information which has to be managed in
a global manner. Hence, we refrain from global management information. Such implementations
for single node or small-scale heterogeneous systems are not exclusively limited to the LBM but can
be extended to scenarios in which the LBM is incorporated as the fluid solver in a fluid-structure
interaction (FSI) application [26]; similar to our implementation, both computing devices execute
the same functionality and the heterogeneous setup performs better than a homogeneous setup.
Heterogeneous systems can even speed-up the LBM using adaptive mesh refinement (AMR) as
demonstrated by Valero-Lara et al. [27].
A massively parallel implementation of the LBM for large-scale CPU/GPU heterogeneous clusters
is presented by Calore et al. [15] to carry out studies of convective turbulence. Yet, Calore et al. degrade
the CPUs to communication devices omitting their computational performance. A more comprehensive
solution is chosen by Shimokawabe et al. [13] who assign the boundary cells of a subdomain to the
CPU and the inner cells to the GPU. This leads to a full utilization of the GPUs but just to a minor
utilization of the CPUs. We follow Shimokawabe’s parallelization strategy which does not evenly
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Figure 1. Discretization schemes for the LBM using q = 9 probability densities in 2D (Subfigure 1(a))
and q = 19 probability densities in 3D (Subfigure 1(b)), respectively [16]. Blue arrows represent
probability densities with lattice speed ci = 1, red arrows with lattice speed ci =
√
2, and green dots
with lattice speed ci = 0. The orientation of the corresponding coordinate systems is indicated in the
right parts of the subfigures.
partition the domain along the three spatial dimensions but favors certain directions and applies static
resource assignment. Furthermore, our approach is able to assign an arbitrary amount of work to the
CPUs and is not limited to boundary cells. While Shimokawabe’s solution relys on non-blocking MPI
communication and CUDA streams, Xiong et al. [14] are the first who also incorporate OpenMP to deal
with multiple GPUs managed by one MPI process. Hence, the shared memory parallelization does not
target the CPU for LBM computations but for work distribution among the GPUs on the node level. In
another publication, Shimokawabe et al. [28] present a framework for large-scale stencil computations
on CPU/GPU heterogeneous clusters incorporating the host memory but not the computational
resources of the CPU. Instead, all computations are carried out on the GPUs.
All these works deal with particular aspects also included by our holistic hybrid implementation
of the LBM discussed in more detail in Section 4. However, none of them provides the full level of
complexity necessary to fully utilize all computational resources of the target architecture in a scalable
way. A smart combination of these techniques allows the full utilization of the entire computational
potential of large-scale CPU/GPU heterogeneous clusters. Our approach is capable to deal with nodes
equipped with an arbitrary number of CPU cores and GPUs as well as with different ratios of CPU
and GPU performance.
3. The lattice Boltzmann method
In the following, we briefly introduce the LBM [29]. See [30–34] for further details on algorithmic,
physical and mathematical backgrounds.
3.1. Discretization schemes
The LBM discretizes space by a simple Cartesian grid using square- (2D) or cube-shaped (3D)
(lattice) cells. Fluid flow is predicted by using probability densities (also called density distribution functions).
The scalar-valued probability densities fi(x, t), i = 1, . . . , q are assigned to the center of every lattice
cell. They model the probability that a virtual particle moves along the direction of lattice velocity ci
within a small region around x at time t. To guarantee that the virtual particles traverse exactly one
lattice cell per timestep dt, the lattice velocities have to be chosen accordingly. The number of utilized
dimensions d and probability densities q per lattice cell determine the actual discretization scheme, noted
by DdQq. Two examples of such discretization schemes are D2Q9 and D3Q19. They are depicted in
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Figure 2. Probability densities of four processed cells (colored in red, green, blue, and orange) affected
by collision and propagation steps [16]. Different lengths of same-color arrows in the same direction
represent an update of the probability densities due to a collision step.
Figure 1. We apply the D3Q19 scheme for the implementation, but throughout the remainder of this
paper, the D2Q9 scheme is used for simplicity and illustration.
Probability densities do not have a direct physical interpretation, but the macroscopic quantities
fluid density ρ(x, t) and flow velocity u(x, t) can be obtained via
ρ(x, t) =
q
∑
i=1
fi (1a)
and
ρ(x, t)u(x, t) =
q
∑
i=1
fici (1b)
with a position in space x and a point in time t. For the sake of simplicity and to conform with standard
dimensionality procedures in the LBM context, the spatial mesh size and the timestep are scaled to
unity throughout the following and all LBM quantities are dimensionless.
3.2. Collision & propagation
The LBM applies alternating collision (also called relaxation) and propagation (also called streaming)
steps to evolve the system. Both operators originate from the lattice Boltzmann equation
fi(x + cidt, t + dt) = fi(x, t) + ∆i( f − f eq) (2)
in which collisions model local diffusion,
f ∗i (x, t) = fi(x, t) + ∆i( f − f eq), (3a)
and propagations evolve due to convection,
fi(x + cidt, t + dt) = f ∗i (x, t) (3b)
with f eqi denoting the discretized equilibrium functions. A depiction of affected probability densities is
given in Figure 2 for one collision and one propagation step. On the one hand, the collision operator
∆i( f − f eq) expresses the interaction of the virtual particles which requires computations of these
interactions. On the other hand, propagation steps describe the movement of the particles which
requires memory copy operations from and to other cells.
We stick to the standard polynomial form for the discretized equilibrium functions
f eqi (ρ, u) = wiρ
(
1 +
ciu
c2s
+
(ciu)2
2c4s
− u
2c2s
)
(4)
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with speed of sound cs and lattice weights wi. Several alternative formulations for f
eq
i can be found
amongst others in [35,36]. Furthermore, there are various collision models for ∆i( f − f eq), e.g. the
Bhatnagar-Gross-Krook (BGK) scheme [37], also called single-relaxation-time (SRT) scheme:
∆BGK( f − f eq) = − 1
τ
( f − f eq). (5)
Alternatively, the multiple-relaxation-time (MRT) [38], entropic [39] or cascaded [40] schemes are other
examples. All of them share the property of local updates only involving local and directly neighboring
cells. The relaxation time τ is directly related to the kinematic viscosity ν = c2s dt(τ − 0.5) of the fluid.
Derived from this relation, τ has to satisfy τ > 0.5 to ensure a positive viscosity. Due to stability and
accuracy, τ is usually further chosen to satisfy τ < 2 which is a necessary but not a sufficient boundary.
So far, the default operators are introduced neglecting the treatment of any boundary conditions.
However, boundary conditions have an influence on the structure of collision and propagation steps
and they have to be adapted accordingly. Since we focus on optimization and parallelization on
large-scale CPU/GPU heterogeneous clusters, we omit a discussion on operators for different boundary
conditions and refer to [34]. Yet, our implementation supports no-slip and moving wall boundary
conditions based on half-way bounce back.
4. Implementation of the lattice Boltzmann method
Due to the different types of computing devices in a heterogeneous system, hybrid programming
is required. This also implies the application of multiple programming models. C++ is used for the CPU
code utilizing OpenMP for the multi-core parallelization. The GPU kernels are written in CUDA. The
usage of OpenCL would be obvious because CPU and GPU kernels implement the same functionality,
but CUDA is favored due to its better availability in large-scale CPU/GPU clusters, its superior support
by NVIDIA, hence, improved performance, and its convenient built-in functions for 3D memory copies.
Furthermore, OpenACC is a noticeable candidate when it comes to the development of portable
code for multi-core CPUs and GPUs. Nonetheless, current OpenACC compilers do not support the
generation of a unified binary with machine code for both architectures stemming from the same
kernels yet [41] which is essential to simultaneously engage CPUs and GPUs with the LBM operators.
Hence, we do not apply OpenACC in this work but consider it for future work. However, none of the
discussed concepts is limited to this list of technologies and tools but can also be realized with different
technologies. For the distributed memory parallelization, two-sided MPI communication is sufficient.
For more intuitive explanations, the terms “left”,“right”/“bottom”,“top”/“back”,“front” are used
for neighboring index relations along x/y/z-axis.
4.1. Optimization & parallelization on computing device level
Before discussing techniques to parallelize the LBM among multiple computing devices, we
focus on optimizations for single computing devices which is as important to actually reach high
performance as scalability itself [42,43].
4.1.1. Memory layout pattern
It is crucial how the probability densities are stored in memory to achieve high performance and
low memory consumption. Both computing devices utilize the same memory layout pattern and
little-endian storage, thus, no conversion is necessary if data is copied from the GPU to the CPU for
processing and vice versa.
Intuitively, fi, i = 1, . . . , q would be stored cell-wise. Hence, the data of one lattice cell is kept
continuously in memory, resembling the array of structures (AoS) pattern. Though, this strategy avoids
efficient caching on the CPU and coalesced memory access on the GPU because probability densities
of the same lattice velocity of neighboring lattice cells grasped in parallel are located far away from
each other in memory. Storing the probability densities of one particular direction ci continuously in
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stepα
(a) α-step
stepβ
(b) β-step
Figure 3. Probability densities of four processed cells (colored in red, green, blue, and orange) affected
by memory accesses using the A-A memory layout pattern [16]. Different lengths of same-color
arrows in the same direction represent an update of the probability densities due to a collision step.
Subfigure 3(a) illustrates the α-step consisting of one collision step, Subfigure 3(b) depicts the β-step
consisting of two propagation steps and one collision step.
memory, which is known as structure of arrays (SoA) pattern, enables efficient memory access and
thus, is applied by us.
Probability densities of the 3D lattice are interpreted as a three-dimensional array and linearly
stored in memory using an (x, y, z, i)-ordering, with the first of the indices addressing consecutive
memory locations and the last of the indices describing entire blocks of probability densities in the
same direction [1].
There is no implicit synchronization if the collision and propagation operator are executed in
parallel. Depending on the assignment of lattice cells to threads (cf. Subsections 4.1.2 and 4.1.3), it is
possible that a thread reads a probability density that has already been updated by another thread in
the same step. The straight-forward solution to avoid such race conditions manages two dedicated
instances of all probability densities in memory. Data is read from one instance, the collision operator
∆i( f − f eq) is applied, and according to the propagation operator, updated values are written to the
other instance. In the next step, source and destination sets are swapped. Since two copies of the data
are kept, this solution is called A-B memory layout pattern. It resolves the race conditions at the cost of
doubled memory consumption.
We apply a more efficient approach which uses only one data instance in memory and is known
as the A-A memory layout pattern [3,44], cf. Figure 3. It rearranges the collisions and propagations of
two consecutive (first an odd, then an even) steps of the LBM into an α- and a β-step. α-steps are
just the collision of the odd regular LBM steps while β-steps combine the propagations of the odd
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regular LBM steps and the collisions and propagations of the even regular LBM steps. In each step,
data that is required to process a lattice cell is read from and written to the same memory locations.
Thus, when executed in parallel, no threads interfere with each other, making explicit synchronization
on computing device level and an additional buffer obsolete. If an α-step is executed on a particular
lattice cell, only probability densities assigned to this lattice cell are altered. In contrast, a β-step
just manipulates data of adjacent cells (except the probability densities with lattice speed 0). After
performing a β-step, the simulation is in a consistent state, that is a state which corresponds to an
even step when using the A-B memory layout pattern. Further details concerning the A-A memory
layout pattern are provided in [16,45]. The latter source also lists additional memory layout patterns
for the LBM. An even more sophisticated alternative is the Esoteric twist (EsoTwist) [46,47] which
offers higher geometric flexibility, however, this is not the focus of this work.
4.1.2. Lattice Boltzmann method kernels for the CPU
The computational workload of our LBM simulation stems from the α- and β-steps. Both steps
are implemented in dedicated kernels named α- and β-kernel. Since both steps perform a collision
operation, α- and β-kernel just differ in the read-from- and write-to-memory locations but not in their
computational operations.
Three nested loops iterate over the lattice cells of the domain. To fit the alignment of data
in memory, the innermost loop iterates in x-direction, the outermost loop iterates in z-direction.
Blocking [48] is applied to increase the cache efficiency of the CPU code. Since the LBM is
memory-bound, cache efficiency is of high relevance. Cache lines are a contiguous chunk of linear
data. Hence, large block sizes in x-direction and small block sizes in z-direction result in better cache
efficiency because data in x-direction is linearly stored in memory. Accordingly, if such blocks are not
possible, e.g. when processing a plane-shaped domain in yz-direction with only a few or even only
one lattice cell in x-direction, performance significantly degrades.
OpenMP is utilized to parallelize the CPU kernels. The straight-forward approach would be
the application of OpenMP parallel-for to the outermost loop. But this construct leads to a loss of
program control until the parallel section is finished by all threads. This renders the approach useless
for our case because GPU kernels, memory copy operations, and communication have to be issued
during the execution of the CPU kernels for concurrent execution (cf. Subsection 4.3). Instead, we take
advantage of OpenMP tasks [49], originally introduced to deal with asymmetric work in OpenMP
programs. When spawning a new OpenMP task, the task is assigned to a thread and program control
is immediately returned. As for multi-threaded programming in general, the number of OpenMP tasks
should be as small as possible (but large enough to utilize all available CPU cores) and the load per
task should be maximized to reduce overheads. Instead of creating new OpenMP tasks for iterations
of loops, we initiate one OpenMP task for every block that is used to increase the cache efficiency.
4.1.3. Lattice Boltzmann method kernels for the GPU
Analogously to the CPU kernels, there are also an α- and a β-kernel for the GPU which implement
the same functionality and which are based on [17,50]. In contrast to [9,13] in which a thread deals with
an entire row of lattice cells, we assign one thread to each lattice cell [6,15]. This invokes a large amount
of threads at runtime enabling memory latency hiding. Mapping consecutive threads to continuous
lattice cells makes coalesced memory access possible which is crucial for memory-bound problems
such as the LBM.
α- and β-steps are strictly executed in an alternating manner, i.e. they are not overlapped or fused
in any way. During the execution of one kernel, data is thus read and written only once. Therefore, data
is directly loaded to and stored from registers neglecting shared memory which could be exploited to
increase the size of the L2 cache Kepler GPU architecture [51] (see Table 2). However, this approach
induces high register consumption because a dedicated register is used for every probability density of
a lattice cell. Hence, there are two limiting factors for high occupancy. On the one hand, large thread
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Figure 4. Decomposition of a 2D domain consisting of 24× 16 lattice cells in 3× 2 subdomains [16].
Each 8× 8 subdomain is subdivided in a 8× 5 upper part assigned to a GPU (green) and a 8× 3 lower
part assigned to a CPU (blue).
block sizes limit occupancy due to a high per-thread register usage. On the other hand, small thread
block sizes result in an insufficient number of active threads because the product of the maximum
number of blocks that can be simultaneously active and threads per block is too low. A detailed
discussion on this issue can be found in [52].
Similar to the CPU kernels, the performance on the GPU strongly depends on the shape of
the processed domain. Preference is given to enough lattice cells in x-direction to utilize all the
linear threads of a warp3, leading to coalesced memory access and high performance with respect
to the bandwidth. If the domain extends rather along y/z-direction, performance is severely limited;
providing an alternative implementation applying the A-A pattern along, e.g., y-axis could cure this
issue. x/z- and x/y-planes do not suffer from this effect.
4.2. Domain decomposition & resource assignment
We use a data-parallel approach to parallelize the LBM among multiple computing devices.
Different sets of lattice cells and their probability densities are assigned to different processing elements.
On a higher level, the entire domain is subdivided into equally-sized cuboid-shaped subdomains. There
is no overlap of the subdomains and every lattice cell belongs to exactly one subdomain. Each
subdomain is assigned to one MPI process. On a lower level, each of the subdomains is further
subdivided by a plane in xz-direction. The resulting bottom cuboid is assigned to at least one CPU
core, the top cuboid to one GPU. Accordingly, they are called GPU- and CPU-part of the subdomain.
Figure 4 illustrates the partitioning in a 2D setting.
3 Warps are groups of 32 threads executed in parallel created, managed, and scheduled by a multiprocessor.
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The ratio of CPU- to GPU-part can be arbitrarily set and is equal for all subdomains. So, an
adaption of the simulation to computing devices with any ratio of computational performance is
possible. A CPU- or GPU-part size of 0 in y-direction is also supported resulting in a GPU-only
or CPU-only scenario, respectively. Since one subdomain is assigned to one MPI process and the
GPU-part of a subdomain is managed by one GPU, the number of MPI processes assigned to one
node corresponds to the number of GPUs per node and the total number of launched MPI processes
corresponds to the total number of available GPUs. Each OpenMP thread is pinned to a dedicated
CPU core and no hyperthreading and no oversubscription are applied. The CPU cores and threads,
respectively, are uniformly distributed among the MPI processes. Hence, every subdomain is handled
by the same amount of processing elements. Non-uniform memory access (NUMA) effects originating
from nodes equipped with more than one CPU are coped with by ensuring NUMA locality with
pinning.
On the one side, this assignment of data to MPI processes and computing devices is special in
terms of rigid rules. On the other side, it offers best performance. Alternatively, one of the following
three assignment policies could be applied:
(a) One MPI process for each GPU and one MPI process for each CPU (or all CPU cores of one node)
(b) One MPI process for each GPU and one MPI process for each CPU core
(c) One MPI process for every node
Option (a) increases flexibility because every computing device is encapsulated in a dedicated MPI
process, but communication between computing devices would only be possible via MPI messages
making direct memory copy operations impossible. Furthermore, it is much harder to evenly distribute
work among GPUs and CPUs depending on their computational performance. All disadvantages of
option (a) are inherited to option (b). Even worse, communication between different CPU cores cannot
be accomplished in a shared memory way where different cores have direct access to the memory
with data of another core anymore. Instead, access is implemented via node-internal MPI messages.
Nonetheless, options (a) and (b) benefit from implicit synchronization by exploiting MPI mechanisms
keeping the complexity of the implementation low. Suchlike synchronization has to be entirely realized
by the application developer when selecting option (c) leading to a high degree of code complexity,
but enabling full control for node-level optimizations.
4.3. Communication scheme
Executing the LBM operators requires access to neighboring lattice cells. If they reside in the
memory of other computing devices, the probability densities of the affected lattice cells have to
be copied to the local device. In the following, we present a scalable strategy to perform this
communication, hidden behind LBM computation.
We distinguish boundary cells, the outermost layer of lattice cells of the CPU- or GPU-part of a
subdomain, and inner cells, the remaining non-boundary cells. Furthermore, a layer of ghost cells is
added and surrounds each CPU- or GPU-part of a subdomain in the memory of a computing device to
store data from neighboring subdomains. Additionally, for every neighbor, a communication buffer is
installed in host memory. Figures 5 and 6 illustrate the different kinds of cells and communication
buffers.
At runtime, α- and β-steps are each run in two phases:
(a) The boundary cells are updated, i.e. the α- or β-step is applied. No copy operations or
communication takes place.
(b) The inner cells are updated. In the meantime, the data updated in phase (a) is communicated to
the corresponding proximate computing device.
For both phases (a) and (b), the same kernels are carried out with the same functionality but on different
parts of the simulation domain at different times. This strategy enables us to hide communication
behind computation of the inner cells during phase (b).
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(a) Collecting data for communication buffers.
ghost cellboundary cellof GPU-part
inner cell
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(b) Copying data from buffers to ghost cells.
Figure 5. α-step collection (Subfigure 5(a)) and distribution (Subfigure 5(b)) of data. The behavior of
one MPI process with four communication partners is illustrated in 2D. GPU- and CPU-part of the
subdomain are colored in green and blue. Boundary cells are hatched and colored in light-green and
light-blue, ghost cells are colored in white. Memory for the communication buffers is colored in red.
Gray arrows indicate copy direction between and location of host and device. Analogously, orange
arrows express in-host memory copy operations. Lattice cells affected by read/write operations are
marked with a dot.
Phase (b) requires in-host memory copy operations, data transfers between the host and device
(and vice versa), and MPI communication between different processes. For the first two types of
memory copy operations, the CUDA function cudaMemcpy3DAsync() is applied. It copies data of any
cuboid-shaped region of a subdomain; source and target can either be the device or the host. In our
case, these cuboid-shaped regions correspond to the data of lattice cells to be transferred and always
have a thickness of one cell. For the MPI communication, the point-to-point communication functions
MPI_Isend() and MPI_Irecv() are utilized. All three functions (cudaMemcpy3DAsync(), MPI_Isend(),
and MPI_Irecv()) are non-blocking and immediately return the program control to the application
developer. Thus, computations can be issued while memory copy operations and communication take
place.
Subfigures 5(a) and 6(a) illustrate the collection of data to be transferred within an MPI process
during phase (b) of an α- and β-step, respectively. Probability densities are either copied from the
computing device to the communication buffer or are directly exchanged between the CPU- or
GPU-part of subdomain at the corresponding interface (top face of CPU- and bottom face of GPU-part).
In x-direction, data is copied from the CPU- and GPU-part; in y-direction, data is copied either from
the CPU- or GPU-part. Once the data for the neighboring subdomains is collected, it is sent via MPI
to the destination processes. Received data is copied to the communication buffers. Special care
is taken to avoid overwriting of communication buffer data by dedicated buffers for sending and
receiving. Subfigures 5(b) and 6(b) depict the distribution of data from the communication buffers to
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(a) Collecting data for communication buffers. (b) Copying data from buffers to subdomains.
Figure 6. β-step collection (Subfigure 6(a)) and distribution (Subfigure 6(b)) of data. The behavior of
one MPI process with four communication partners is illustrated in 2D. For color coding and meaning
of data transfer arrows, see Figure 5. Lattice cells affected by read/write operations are marked with a
dot.
the computing device memories after reception. Communicating data of a lattice cell to an adjacent
subdomain does not imply a transfer of all probability densities of this cell but only of those which are
required by the LBM operators within the target subdomain. This leads to a significant reduction in
memory copy and communication effort as discussed in more detail in [16,53]. Since only neighboring
processes exchange data and no global information has to be exchanged, no collective MPI operations
are necessary. Hence, the amount of inter-process communication only depends on the surface size of
a subdomain but not on the number of subdomains.
The discretization scheme determines the number of communication partners for every MPI
process. They correspond to the directions of the lattice velocities. For the D3Q19 discretization
scheme, there are six communication partners along the faces (called face neighbors) of the cuboid and
twelve along the edges (called edge neighbors). A particular ordering of the communication can reduce
the number of communication partners to the six face neighbors: Instead of executing all transfers
simultaneously, they are grouped in spatial directions. First, data is exchanged between neighbors in
x-direction (left and right), afterwards in y-direction (bottom and top), and finally in z-direction (back
and front). Thereby, for example, data designated to the left back edge neighbor is first transferred to
the left neighbor in x-direction and later from there to the back neighbor in z-direction. This concept
leads to a serialization of inter-process communication in three distinct phases but substantially reduces
the number of communication partners and hence, MPI communication.
Similar to the CPU and GPU kernels, the performance of cudaMemcpy3DAsync() strongly depends
on the shape of the cuboid of data to be copied. This CUDA function delegates copy transactions to
successive calls of memcpy() or cudaMemcpy(), each processing a linear chunk of data contiguously
stored in memory. Assuming a subdomain of size M×N×O ∈ N3, copying one face of boundary cells
in y-direction leads to O function calls of memcpy() or cudaMemcpy(), respectively, each transferring
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Figure 7. Timeline of one MPI process during an α- or β-step [16]. Operations are grouped in GPU
(top), CPU (middle), and MPI (bottom) activities. Within each computing device’s group, operations
affecting the six faces and the inner cells are illustrated. Communication and copy actions are
highlighted by yellow background, computations by white background. Green and blue bars indicate
computations on the GPU and CPU. Red bars symbolize MPI communication distinguished between
sending (MPI_Isend()) and receiving (MPI_Irecv()). Communication directions are denoted by “from
. . . neighbor→ . . . boundary layer”. Grey and orange bars represent memory transfers to and from the
communication buffers stored on the host, respectively. Bars marked with “GPU2buf” perform a copy
operation from the GPU to the communication buffers and those with “CPU2buf” from the CPU to
the communication buffers. The copy operations from the communication buffers to the computing
devices are marked with “buf2GPU” and “buf2CPU”. Copy operations along the interface between
CPU- and GPU-part of the subdomain are called “CPU2GPU” and “GPU2CPU”. Black arrows indicate
data dependencies, purple arrows illustrate dependencies due to shared resources.
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M elements at a time. Analogously, copying one face in z-direction leads to N function calls, each
transferring M elements at a time, too. This is much more efficient than copying in x-direction where
N ·O calls are issued, each transferring only one element.
Figure 7 illustrates a timeline of one MPI process during an α- and β-step. Copy operations
between the communication buffers managed by the application developer and the MPI buffers
maintained by MPI are also depicted by orange (before MPI_Isend()) and gray bars (after
MPI_Irecv()). Data dependencies have to be obeyed, e.g. probability densities cannot be sent via
MPI before they are copied from the computing devices to the communication buffers and cannot be
copied to the computing devices before received via MPI. Accordingly, dependencies due to shared
resources also have to be considered, for example either data from the CPU- or the GPU-part of the
subdomain is written to the communication buffers at a time. There are associated operations occurring
simultaneously in two blocks connected with dotted lines in Figure 7 such as direct copy operations
between CPU and GPU. Communication (yellow areas) and computation (white areas) periods are
carried out concurrently. Phase (b) starts with the communication period on the computing devices.
Different lengths in runtimes due to various sizes of the cuboid to process or effects such as coalesced
memory access or caching are expressed by non-proportional varying lengths of the bars. The finishing
time of an α- or β-step depends on the communication time and the time to update the inner cells.
Algorithm 1 Pseudocode of an MPI process to update its subdomain and to exchange boundary
cells during an α- or β-step according to Figure 7. sendBfrs and recvBfrs are arrays containing
pointers to the communication buffers for sending and receiving data conforming to the red colored
memory in Figures 5 and 6, thus, with storage for data from the CPU and the GPU. The array reqs
contains elements of type MPI_Request, streams is an array with elements of type cudaStream_t.
α-/β-kernelCPU(a) and α-/β-kernelGPU(a) apply an α- or β-step to a on the CPU and the GPU,
respectively. The simplified signature of MPI_Isend(a, b) reads “send data from memory a to
MPI process b” and MPI_Irecv(a, b, c) reads “receive data from MPI process b and store it
to memory a using request handle c”. MPI_Wait(a) blocks depending on request handle a and
cudaMemcpy3DAsync(a, b) copies data within the MPI process from memory b to a.
1: procedure PERFORM_STEP
2: for each communication neighbor enumerated by neighborId . Issue receives from neighbors
3: MPI_Irecv(recvBfrs[neighborId], neighbor, reqs[neighborId]) . Non-blo. receive
4: end for each
5: for each face of the GPU-part enumerated by faceId . Process boundary cells of the GPU-part
6: α-/β-kernelGPU<<<streams[faceId]>>>(face) . Non-blocking due to CUDA streams
7: end for each
8: #pragma omp parallel
9: #pragma omp single
10: {
11: for each face of the CPU-part . Process boundary cells of the CPU-part
12: for each block of the face to improve caching
13: #pragma omp task
14: α-/β-kernelCPU(block) . Non-blocking due to OpenMP tasks
15: end for each
16: end for each
17: } . Implicit synchronization of the CPU
18: cudaDeviceSynchronize() . Explicit synchronization of the GPU
19: α-/β-kernelGPU<<<innerStream>>>(innerCells) . Process inner cells of the GPU-part
20: #pragma omp parallel
21: #pragma omp single
22: {
23: for each block of inner cells to improve caching . Process inner cells of the CPU-part
24: #pragma omp task
25: α-/β-kernelCPU(block) . Non-blocking due to OpenMP tasks
26: end for each
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27: cudaMemcpy3DAsync(sendBfrs[leftNeighborId].GPU, leftFaceGPU) . GPU2buf
28: cudaMemcpy3DAsync(sendBfrs[leftNeighborId].CPU, leftFaceCPU) . CPU2buf
29: MPI_Isend(sendBfrs[leftNeighborId], leftNeighbor) . Non-blocking send
30: cudaMemcpy3DAsync(sendBfrs[rightNeighborId].GPU, rightFaceGPU) . GPU2buf
31: cudaMemcpy3DAsync(sendBfrs[rightNeighborId].CPU, rightFaceCPU) . CPU2buf
32: MPI_Isend(sendBfrs[rightNeighborId], rightNeighbor) . Non-blocking send
33: MPI_Wait(reqs[leftNeighborId]) . Ensure data is received from left neighbor
34: cudaMemcpy3DAsync(leftFaceGPU, recvBfrs[leftNeighborId].GPU) . buf2GPU
35: cudaMemcpy3DAsync(leftFaceCPU, recvBfrs[leftNeighborId].GPU) . buf2CPU
36: MPI_Wait(reqs[leftNeighborId]) . Ensure data is received from right neighbor
37: cudaMemcpy3DAsync(rightFaceGPU, recvBfrs[rightNeighborId].GPU) . buf2GPU
38: cudaMemcpy3DAsync(rightFaceCPU, recvBfrs[rightNeighborId].CPU) . buf2CPU
39: cudaMemcpy3DAsync(sendBfrs[bottomNeighborId], bottomFaceCPU) . CPU2buf
40: MPI_Isend(sendBfrs[bottomNeighborId], bottomNeighbor) . Non-blocking send
41: cudaMemcpy3DAsync(sendBfrs[topNeighborId], topFaceGPU) . GPU2buf
42: MPI_Isend(sendBfrs[topNeighborId], topNeighbor) . Non-blocking send
43: MPI_Wait(reqs[bottomNeighborId]) . Ensure data is received from bottom neighbor
44: cudaMemcpy3DAsync(bottomFaceCPU, recvBfrs[bottomNeighborId]) . buf2CPU
45: MPI_Wait(reqs[topNeighborId]) . Ensure data is received from top neighbor
46: cudaMemcpy3DAsync(topFaceGPU, recvBfrs[topNeighborId]) . buf2GPU
47: cudaMemcpy3DAsync(sendBfrs[backNeighborId].GPU, backFaceGPU) . GPU2buf
48: cudaMemcpy3DAsync(sendBfrs[baclNeighborId].CPU, backFaceCPU) . CPU2buf
49: MPI_Isend(sendBfrs[backNeighborId], backNeighbor) . Non-blocking send
50: cudaMemcpy3DAsync(sendBfrs[frontNeighborId].GPU, frontFaceGPU) . GPU2buf
51: cudaMemcpy3DAsync(sendBfrs[frontNeighborId].CPU, frontFaceCPU) . CPU2buf
52: MPI_Isend(sendBfrs[frontNeighborId], frontNeighbor) . Non-blocking send
53: MPI_Wait(reqs[backNeighborId]) . Ensure data is received from back neighbor
54: cudaMemcpy3DAsync(backFaceGPU, recvBfrs[backNeighborId].GPU) . buf2GPU
55: cudaMemcpy3DAsync(backFaceCPU, recvBfrs[backNeighborId].GPU) . buf2CPU
56: MPI_Wait(reqs[frontNeighborId]) . Ensure data is received from front neighbor
57: cudaMemcpy3DAsync(frontFaceGPU, recvBfrs[frontNeighborId].GPU) . buf2GPU
58: cudaMemcpy3DAsync(frontFaceCPU, recvBfrs[frontNeighborId].CPU) . buf2CPU
59: cudaMemcpy3DAsync(bottomFaceGPU, topFaceCPU) . CPU2GPU
60: cudaMemcpy3DAsync(topFaceCPU, bottomFaceGPU) . GPU2CPU
61: } . Implicit synchronization of the CPU
62: cudaDeviceSynchronize() . Explicit synchronization of the GPU
63: end procedure
Turning the operations represented in Figure 7 to code leads to Algorithm 1 summarizing
our implementation in a C-like pseudocode with simplified functions α-/β-kernelGPU(),
cudaMemcpy3DAsync(), MPI_Isend(), MPI_Irecv(), and MPI_Wait(). The pseudocode assumes a
subdomain with neighbors in all six directions (similar to Figure 7). Adequate treatment of subdomains
at the edge of the domain has to be considered during implementation. While lines 5–18 represent the
phase (a) of an α- or β-step, the phase (b) is expressed by lines 2–4 and 19–61. Updates of the lattice
cells are issued in lines 6, 14, 19, and 25. The OpenMP tasking construct for processing the boundary
cells is given in lines 8, 9, and 13, for the inner cells it is expressed by lines 20, 21, and 24. All commands
except those ones in lines 17, 18, 61, 62, and the calls of MPI_Wait() are non-blocking. Communication
in x-direction is represented by lines 27–38, in z-direction by lines 47–58, and in y-direction by lines
39–46, 59, and 60.
5. Results
Experiments were carried out on three CPU/GPU heterogeneous clusters: Hydra, TSUBAME2.5,
and Piz Daint. Their details are summarized in Table 1. The clusters differ in the number of CPUs and
GPUs per node, cores per CPU, GPU architecture (cf. Table 2), and software such as CUDA version
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Table 1. Properties of the CPU/GPU heterogeneous clusters used to benchmark performance
throughout this work. All CPUs are Intel CPUs.
system Hydra4 TSUBAME2.55 Piz Daint6
devices
CPU Xeon E5-2680v2 Xeon X5670 Xeon E5-2690v3
#cores/CPU 10 6 12
GPU Tesla K20x Tesla P100
cluster
#CPUs/node 2 1#GPUs/node 2 3
#nodes 3387 1,442 53208
interconnect FDR IB QDR IB Aries ASIC
software
C++ compiler ICPC 16.0 ICPC 15.0.2 ICPC 17.0.0
CUDA compiler NVCC 7.5 NVCC 8
MPI Intel MPI 5.1.3 Open MPI 1.8.2 Cray MPICH 7.5.0
and MPI implementation. Hence, they represent a broad variety of examples of our target architecture.
Performance is measured in giga lattice updates per second (GLUPS). Error-correcting code (ECC) is
deactivated on all clusters for the host and the device memory. To improve the readability, the term
“CPU/GPU ratio” is used to express the ratio of the CPU- and the GPU-part of a subdomain within an
MPI process.
We validate our hybrid reference implementation of the LBM with the 3D lid-driven cavity
benchmark scenario [54,55]. Simple in its design, the scenario is yet representative for a large class of
problems regarding performance considerations for LBM simulations on regular Cartesian grids. It is
further used as a benchmark in a variety of LBM performance evaluations and comparisons [4,6,7,11].
A relaxation time τ = 0.615,2 ∈ (0.5, 2) is applied and all test runs take 1,024 timesteps, thus, 512 α- and
β-steps are executed. Since α- and β-kernel perform the same amount of computations and memory
accesses and benefit from caching and coalesced memory access, they do not differ in performance.
Table 2. Properties of the GPUs utilized to benchmark performance throughout this work. All GPUs
are NVIDIA GPUs.
model Tesla K20x Tesla P100
GPU architecture Kepler Pascal
chip GK110 GP100
compute capability 3.5 6.0
#processing elements single precision 14× 192 56× 64double precision 14× 64 56× 32
shared memory (KByte)
16–48 9
64
L1 cache (KByte) 24
base block rate (MHz) 732 1,328
peak performance single precision 3.935 9.519
(TFLOPS) double precision 1.312 4.760
peak memory bandwidth (GByte/s) 249.6 719.872
FLOP
byte ratio
single precision 15.765 13.223
double precision 5.255 6.612
4 http://www.mpcdf.mpg.de/services/computing/hydra
5 http://tsubame.gsic.titech.ac.jp/en
6 http://www.cscs.ch/computers/piz_daint
7 Only 338 of the total 4,000 nodes of Hydra are equipped with GPUs. We limit our benchmarks to these nodes.
8 Besides the 5,320 nodes equipped with GPUs, Piz Daint has 2,862 CPU-only homogeneous nodes. We limit our benchmarks
to the GPU-equipped nodes.
9 In the SMX microarchitecture of Kepler [51], there is one common memory of 64KByte for shared memory and L1 cache
which has to be shared among them. It can divided in ratios of 2:1 (48KByte shared memory, 16KByte L1 chache), 1:1, and
1:2.
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(a) CPU kernels
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Figure 8. Performance in GLUPS (left) and share of utilized memory bandwidth in peak memory
bandwidth (right). Subfigure 8(a) shows results for the CPU kernels, Subfigure 8(b) for the GPU kernels.
Values for the CPU depend on the block size used to increase cache efficiency and for the GPU on the
parallel setup, each assigned to the abscissas. Different lines depict different problem sizes. Single
precision (float) performance is colored in orange, double precision (double) performance in blue.
5.1. Performance of the CPU & GPU kernels
To evaluate the performance of the CPU and GPU kernels without any copy operations and
communication, we run benchmarks on one node of Piz Daint. All twelve cores of the CPU are
occupied. Results are plotted in Figure 8. Performance values for the CPU depend on the block
size used to increase cache efficiency denoted by “number of cells in x-direction” × “number of
cells in y-direction” × “number of cells in z-direction”. The parallel setup for the GPU is denoted
by “threads per block in x-direction” × “threads per block in y-direction” × “threads per block
in z-direction” and assigned to the abscissas of the GPU plots. Five different problem sizes are
evaluated and depicted by different lines: Cube-shaped scenarios range from 643 to 3843 lattice cells
and one cuboid-shaped domain of size 512× 512× 128 is tested. For the Intel Xeon E5-2690v3, the
theoretical peak memory bandwidth is 68GByte/s10, the according value for the NVIDIA Tesla P100 is
719.87GByte/s (cf. Table 2).
On the CPU, a significant drop in performance can be observed for small block sizes in x-direction.
The larger the block size in x-direction, the better the performance because caching takes effect. This
behavior also holds for block sizes in y-direction, but it is less significant. Since probability densities
10 https://ark.intel.com/products/81713/
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are only used once per α- or β-step, the only performance improvement due to caching stems from
data already moved to the cache as part of a cache line previously loaded. A definite statement to the
influence of the domain size on performance is not possible, but larger domain sizes tend to enable
higher performance. The double precision version exploits more of the available memory bandwidth
(74.1% memory bandwidth efficiency, domain size 3843, block size 512 × 64 × 1) than the single
precision version (48.9% memory bandwidth efficiency, domain size 3843, block size 512× 128× 1)
resulting in best performance on the CPU of 0.17 GLUPS and 0.21 GLUPS, respectively. In general,
the difference between single and double precision performance ranges from 0.4% (domain size 2563,
block size 64× 1× 1) to 42.1% (domain size 643, block size 64× 128× 1). Block sizes in z-direction
have no impact on performance due to the chosen memory layout pattern, thus, they are not depicted
in Subfigure 8(a).
On the GPU, the parallel setup only has a minor effect on performance. Just for large thread
numbers per block in x-direction in combination with small domain sizes, there is a drop in
performance. Apart from that, GLUPS numbers are almost constant. Hence, also the memory
bandwidth utilization is very robust to the size of the blocks. Larger domains generally lead to
more GLUPS, but performance grows only slowly for domains bigger than 1283. In contrast to the CPU
kernels, the choice of single or double precision has a very significant influence on the performance.
Comparing the same problem size, the single precision version shows between 0.58× (1.81 GLUPS
vs. 1.15 GLUPS, domain size 643, parallel setup 64× 8× 1) and 1.13× (1.70 GLUPS vs. 0.80 GLUPS,
domain size 643, parallel setup 512× 1× 1) higher performance than the double precision version.
Best performance on the GPU is 2.96 GLUPS in single precision (64.2% memory bandwidth efficiency,
domain size 2563, parallel setup 512× 1× 1) and 1.58 GLUPS in double precision (67.7% memory
bandwidth efficiency, domain size 512× 512× 128, parallel setup 512× 1× 1). Even if such memory
bandwidth efficiency appears low on a first view, it is expectable and satisfying due to the complexity
of the kernels for α- and β-step and integer overheads for index computations, especially to check
the boundary conditions. Boundary conditions are checked for all cells, including inner cells, and
therefore, results also hold for more complex domains.
Comparing CPU and GPU performance in terms of GLUPS, the NVIDIA Tesla P100 delivers
14.1× (single precision)/9.3× (double precision) more GLUPS than one single Intel Xeon E5-2690v3 in
our approach. This is in agreement with the ratio of peak memory bandwidth of both devices which
differs by a factor of 10.6×.
The best performing block size for the CPU kernels when running a 512× 512× 128 lattice cells
domain is 512× 64× 1. Accordingly, the best performing block size for the GPU kernels for the
same domain size is 512× 1× 1 threads per block. Both configurations hold for double precision.
These values are used throughout the remainder of this section for collecting results on heterogeneous
systems.
5.2. Single subdomain results on heterogeneous systems
To investigate the benefit of using heterogeneous systems instead of homogeneous ones, a detailed
analysis on one entire node of Piz Daint is plotted in Figure 9. Hence, a single subdomain is considered
without any communication to neighbors. Performance in GLUPS is assigned to the abscissa, the
ordinate shows the share of the GPU-part in the total subdomain. Just as in the previous section, the
same five problem sizes are used depicted by different lines.
For single precision, no heterogeneous version is able to excel the homogeneous GPU-only version.
Only the larger domains consisting of 512× 512× 128 and 3843 lattice cells achieve at least similar
performance to the GPU-only version (99.52% and 99.83%, respectively) with a CPU/GPU ratio of
6%/94%. Overheads such as copy operations between the CPU- and GPU-part of the subdomain
counterbalance the additional computational potential of the CPU. Since it takes more time to execute
double precision than single precision operations, constant communication overheads such as copy
invocation times have a smaller influence in double precision scenarios. Hence, for double precision, an
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Figure 9. Performance in GLUPS of a heterogeneous system in dependence of the size of the GPU-part
of the domain. Size is given as share of the GPU-part in the total subdomain ranging from 0 (100%/0%
CPU/GPU ratio) to 1 (0%/100% ratio). The CPU-part is processed by a Intel Xeon E5-2690v3, the
GPU-part by a NVIDIA Tesla P100. Different lines depict different domain sizes. Single and double
precision are colored in orange and blue, respectively.
improvement of 1.59%, 4.74%, and 3.49% can be realized for the 2563, 512× 512× 128, and 3843 domain,
respectively, when applying the optimal CPU/GPU ratio of 9%/91%. Theoretically, an acceleration of
9.45% is possible corresponding to the improvement of the accumulated peak memory bandwidth of
CPU and GPU in comparison to the GPU’s peak memory bandwidth. Once again, communication
overheads consume the theoretical maximum improvement but an acceleration is clearly observable.
Small domains do not benefit from the heterogeneous version at all because they require less runtime
to be processed and thus, constant communication overheads become even more dominant.
Besides the fine grained analysis of Figure 9, Table 3 lists additional values of improvement
when utilizing one entire CPU and one GPU of the heterogeneous clusters Hydra and TSUBAME2.5.
The evaluation is limited to the 512× 512× 128 domain, and double precision is used. On Hydra,
heterogeneous computing is clearly superior to the homogeneous approach: incorporating one CPU of
Hydra enhances performance by 16.22% compared to the homogeneous GPU-only version. In contrast,
the negligible acceleration by heterogeneous computing on TSUBAME2.5 can be explained by its
complex PCIexpress bus [56] due to its node setup containing three GPUs and two CPUs.
Table 3. Performance improvement by using a heterogeneous system instead of a homogeneous one.
Experiments are carried out for a 512× 512× 128 domain using double precision. Column “ratio” lists
the best performing CPU/GPU ratio. All CPUs are Intel Xeons, all GPUs NVIDIA Teslas. Imp. stands
for improvement. Values in the columns “imp. GPU” and “imp. CPU” list the measured relative
performance improvement of the heterogeneous version compared to the particular computing devices
in percent (%) or whole factors (×) where appropriate. The theoretical improvement in comparison to
the GPU-only configuration is given in the corresponding column.
cluster GPU CPU ratio imp. GPU theoretical imp. GPU imp. CPU
Hydra K20x E5-2680v2 20%/80% 16.22% 23.91% 4.84×TSUBAME2.5 X5670 5%/95% 1.17% 12.82% 14.38×
Piz Daint P100 E5-2690v3 9%/91% 4.74% 9.45% 9.63×
5.3. Large-scale results on heterogeneous systems
To evaluate scalability of our hybrid reference implementation of the LBM, weak (see Figure 10)
and strong scaling (see Figure 11) experiments are performed using different parallelization strategies.
Adding subdomains in y-direction in such a way that communication is performed between bottom and
top faces is denoted as parallelization in y-direction. Analogously, there is parallelization in z-direction.
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(a) Parallelization in y-direction
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Figure 10. Weak scaling performance in GLUPS (left) and scalability expressed by parallel efficiency
(right) for two different parallelization strategies. Subfigure 10(a) depicts results for parallelization
in y-direction, Subfigure 10(b) for parallelization in x/y/z-direction. Degree of parallelism expressed
by number of subdomains is assigned to the ordinates. Different line markers denote different
CPU/GPU heterogeneous clusters. The CPU-only homogeneous version is colored in blue, the
GPU-only homogeneous version in green, and the best performing heterogeneous version in orange.
If subdomains have neighbors in all spatial directions, it is called parallelization in x/y/z-direction.
Values of interest are the absolute performance in GLUPS (cf. left plots) and scalability expressed by
parallel efficiency (cf. right plots). For the weak scaling benchmarks, every subdomain consists of
512× 512× 128 lattice cells. Such a subdomain has different communication times in all directions to
represent the non-isotropic communication behavior of our implementation. For the strong scaling
benchmarks, a domain with 5123 lattice cells is used initially, subdivided into 4× 1× 1 subdomains.
Orange lines represent the results for the best performing heterogeneous version. The CPU/GPU
ratio of this version varies for different parallelization strategies and clusters. Tests are run in double
precision on the three CPU/GPU heterogeneous clusters listed in Table 1. On TSUBAME2.5, only
two of the three available GPUs per node are utilized because this configuration led to better overall
performance in our experiments. Sharing the CPU memory bandwidth among three MPI processes
and the complex PCIexpress bus of a TSUBAME2.5 node [56] limited performance.
Almost perfect weak scalability is obtained when parallelizing in y-direction as depicted in
Subfigure 10(a). Parallel efficiencies of 97.27% on Hydra (512 MPI processes, 15%/85% CPU/GPU
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Figure 11. Strong scaling performance in GLUPS (left) and scalability expressed by parallel efficiency
(right) for parallelization in x/y/z-direction. Axes assignments, line markers, and color coding are
equal to Figure 10.
ratio), 84.40% on TSUBAME2.5 (512 MPI processes, 4%/96% CPU/GPU ratio), and 90.60% on Piz Daint
(2,048 MPI processes, 5%/95% CPU/GPU ratio, are achieved. Largest runs on Hydra and TSUBAME2.5
manage 234 lattice cells, the largest run on Piz Daint consists of 236 cells. This demonstrates that our
approach to communication hiding is indeed very efficient. The run on Piz Daint results in the highest
measured performance of 2,604.72 GLUPS utilizing 2,048 GPUs and 24,576 CPU cores. Results for
parallelization in x/y/z-direction plotted in Subfigure 10(b) reveal the influence of the parallelization
strategy. As mentioned in Section 4.1, communication performance in x-direction is much worse than
in other directions limiting performance when parallelizing in x-direction. Every time additional
communication is introduced along x-direction (22 → 23, 25 → 26, and 28 → 29 MPI processes),
the increase in performance is not in line with the increase in computational resources. This can be
especially observed on TSUBAME2.5.
Depending on the heterogeneous cluster and the considered problem size, performance saturates
at a certain point in strong scaling scenarios as shown in Figure 11. On TSUBAME2.5, performance
stagnates or even drops when applying more than 128 MPI processes; on Piz Daint, this point is
reached for 512 MPI processes. The performance limit on Hydra would occur for approximately 1,024
MPI processes but since there are only 676 GPUs available in this cluster, no saturation is observable in
the plot. At this point, communication efforts become dominant because they are not reduced in the
same order (the face area of only one direction is halved if the number of MPI processes is doubled) as
the computational effort (indirect proportional to number of MPI processes) with increasing degree of
parallelism. Besides, subdomains become very small, e.g. for 2,048 processes, a subdomain consists
of only 64× 32× 32 lattice cells. However, good strong scalability can be achieved in even such
challenging scenarios. For example on Hydra, parallel efficiencies of 31.09% (GPU-only), 36.16%
(25%/75% CPU/GPU ratio), and 75.16% (CPU-only) with 512 subdomains were measured. Especially
for large subdomain numbers where communication efforts become dominant, the CPU-only version
outperforms the GPU-only and heterogeneous version; on TSUBAME2.5, this effect appears already
for low degrees of parallelism. Such a behavior stems from the factor that communication to the GPU
is needlessly in the CPU-only version saving data copy efforts.
In addition to good scalability, large-scale experiments benefit from heterogeneous systems in
many cases as depicted by Figure 12. It shows the factors of improvement (> 1) and degradation (< 1),
respectively, of the best performing heterogeneous version over the homogeneous GPU-only version.
Considering the largest runs (512 MPI processes on Hydra and TSUBAME2.5, 2,048 MPI processes
on Piz Daint), all heterogeneous versions applying parallelization in y-direction for weak scaling
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Figure 12. Factor of improvement (ordinates) of the heterogeneous version with the optimal CPU/GPU
ratio in comparison to the heterogeneous GPU-only version in dependence of the degree of parallelism
(abscissas). Weak scaling results (see Figure 10) are plotted on the left, strong scaling results (see
Figure 11) on the right. Results for the three different CPU/GPU heterogeneous clusters are tinted in
different colors, parallelization in different directions is distinguished by different line markers.
(277.41 GLUPS (15%/85% CPU/GPU ratio) vs. 245.82 GLUPS on Hydra, 206.38 GLUPS (4%/96%
CPU/GPU ratio) vs. 202.09 GLUPS on TSUBAME2.5, and 2604.72 GLUPS (5%/95% CPU/GPU ratio)
vs. 2595.34 GLUPS on Piz Daint) and parallelization in x/y/z-direction for strong scaling (6.33 GLUPS
(27%/73% CPU/GPU ratio) vs. 5.97 GLUPS on Hydra, 0.45 GLUPS (6%/94% CPU/GPU ratio) vs. 0.44
GLUPS on TSUBAME2.5, and 16.80 GLUPS (10%/90% CPU/GPU ratio) vs. 10.27 GLUPS on Piz Daint)
outperform the GPU-only versions.
6. Conclusion
In this work, we present a holistic scalable implementation approach of the LBM for CPU/GPU
heterogeneous clusters generalizable to arbitrary heterogeneous systems. For the first time, all
computational resources of such a system are exploited for the LBM. It comprises optimization
and parallelization of the LBM for the particular computing devices, decomposing the simulation
domain and assigning work to the computing devices according to their computational potential,
and a runtime schedule continuously occupying the computing devices with computations while
memory copy operations and communication is carried out in the background. Broadening the view,
all findings of this article are applicable to grid based methods in a generic way with the LBM being
just one example of such a method.
We use an A-A pattern LBM version which focuses on a memory efficient implementation. On
a CPU (Intel Xeon E5-2690v3), up to 74.1% of the peak memory bandwidth could be reached for a
3843 lattice cells domain using double precision resulting in 0.17 GLUPS. Accordingly, on a GPU
(NVIDIA Tesla P100), the highest achieved peak memory bandwidth utilization is 67.7% leading
to 1.58 GLUPS for a 2563 lattice cells domain using double precision. Considering a heterogeneous
system consisting of one CPU and one GPU, we are able to show a performance improvement in
comparison to a GPU-only version of up to 16.22% on Hydra (domain size 512× 512× 128, CPU/GPU
ratio 20%/80%). That is 67.84% of the theoretically achievable improvement. Hence, the usage
of heterogeneous systems is reasonable, especially in the context of already provisioned CPUs in
the system which do not have to be acquired separately. Excellent weak scalability in large-scale
heterogeneous scenarios with parallel efficiencies of 97.27% on Hydra (512 MPI processes, 15%/85%
CPU/GPU ratio), 84.40% on TSUBAME2.5 (512 MPI processes, 4%/96% CPU/GPU ratio), and 90.60%
on Piz Daint (2,048 MPI processes, 5%/95% CPU/GPU ratio) is achieved. The latter test on Piz Daint
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realizes 2,604.72 GLUPS and runs on a partition in the petascale region, i.e. provides theoretically more
than one peta (1015) FLOPS. Restricting to large-scale homogeneous scenarios, parallel efficiencies
of 98.30% for the CPU- and 99.56% (both on Hydra with 512 subdomains) for the GPU-only version
are reached. Regarding strong scalability, 36.16% (25%/75% CPU/GPU ratio) and 75.16% (CPU-only)
parallel efficiency, respectively, are measured processing 512 subdomains on Hydra.
Programming heterogeneous clusters requires a look on different programming models and
technologies introducing a high level of complexity. We could not only show that the application
of heterogeneous systems is beneficial in terms of performance enhancement but also that this is
possible in a scalable way on large-scale CPU/GPU heterogeneous clusters. In an ideal case, the
performance values of resources sum up in a heterogeneous case. So for compute-bound problems,
FLOPS rates accumulate and in a memory-bound setting, peak memory bandwidth adds up. For the
memory-bound LBM, communication latencies and management overheads reduce this theoretical
gain but a significant portion of it is reachable with a proper implementation.
Supplementary Materials: The source code of our implementation is available under Apache License Version
2.0 at https://gitlab.com/christoph.riesinger/lbm/.
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The following abbreviations are used in this manuscript:
AMR Adaptive mesh refinement
AoS Array of structures
BGK Bhatnagar-Gross-Krook
CFD Computational fluid dynamics
CFL Courant-Friedrichs-Lewy
CPU Central processing unit
ECC Error-correcting code
FLOPS Floating point operations per second
FPGA Field programmable gate array
FSI Fluid-structure interaction
GLUPS Giga lattice updates per second
GPU Graphics processing unit
HPC High performance computing
LBM Lattice Boltzmann method
MRT Multiple-relaxation-time
NUMA Non-uniform memory access
PGAS Partitioned global address space
SIMD Single instruction multiple data
SoA Structure of arrays
SRT Single-relaxation-time
TPU Tensor processing unit
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